This paper evaluates an architecture that implements a hierarchical routing structure for FPGAs, called a hierarchical FPGA (HFPGA). A set of new tools has been used to place and route several circuits on this architecture, with the goal of comparing the cost of HFPGAs to conventional symmetrical FPGAs. The results show that HFF'GAs can implement circuits with fewer routing switches, and fewer switches in total, compared to symmetrical FGPAs, although they have the potential disadvantage that they may require more logic blocks due to coarser granularity.
Introduction
Field programmable gate array architecture has been the subject of several studies that attempt to evaluate various logic blocks and routing architectures, with the goals of reducing circuit area and increasing circuit speed [l-81. Work in routing architectures in particular has focused on topics such as the number of programmable switches and length of routing wires. Most of the studies in routing architectures have been performed on FPGA architectures that have evolved from standard MPGA architectures, and contain a set of routing channels and possibly switch boxes. In this paper we refer to FPGAs with a symmetrical grid of logic blocks and routing channels on all four sides of the logic blocks as symmetrical FPGAs. Less work has been done for hierarchical FPGAs (HFPGAs), which contain a hierarchy of logic blocks and routing resources. Commercially available HFPGAs have switch pattems that comprise channels that are fully populated with switches [13] . As a result, HFPGAs offer lower density than other FPGAs due to the fully populated switch pattems, but also have an advantage that routing has more predictable as well as lower delays. This paper explores the architecture of HFPGAs with regard to the particular issue of how the switch pattems of HFPGAs can be partly depopulated, while still maintaining 100% routability. Such architectures could offer higher density and higher speed than fully populated routing resources. Furthermore, by comparing HFPGA Results for the total number of switches and tracks are also given.
Architecture and Area Models for HPFGAs
Figs. l(a) and I@) illustrate the components in a HFPGA. An HFPGA consists of two types of primitive blocks, or level-0 blocks: logic blocks and U 0 blocks. While any logic block can be used for the level-0 logic block, this paper uses 4-input lookup tables because they are known to be a good choice, and a direct comparison M symmetrical FPGAs is easily performed.
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extra switches as a track in the j+lth group. Our studies show that this topology uses about 5% fewer switches than a uniform distribution. We have studied the area of HFPGAs using both a simple cost model based on routing switch counts, and a more refined model that more accurately estimates circuit area.
This paper summarizes results including only switch counts. The results differ slightly using more detailed area models, but will not be discussed in this paper.
- Figure 2 . Example HFPGA with 4x2x(2,2) architecture
Switch Patterns
We have investigated two switch patterns, a uniform and non-uniform one, shown in Fig. 3 , but will only describe the latter, which requires fewer switches. The average number of switches per track at level i that are available for connecting to each level-i-1 logic block is designated Fi. Each channel is divided into four groups of tracks, nearly equal in size. Each track has a minimum of two switches per logic block, since this was observed to be the minimum necessary to have reasonable routability.
The remaining switches left after allocating two to each track are allocated to the tracks using an exponential distribution, so that a track in the jth group has twice as many
Experimental Study
This section presents a comparison between HFPGA and symmetrical FPGA switch counts using a set of 12 MCNC benchmarks. New software tools for placement (HPlacement), global routing (HGR), and detailed routing (HDR) were written to conduct this study. The experimental procedure is similar to previous architectura! studies in FPGAs, using the following steps:
1. logic optimization using SIS [ 4x 4x8 4x16 8x4 8x8 16x4   9symml  78  80  94  119  73  91  86  4 9 9  86  80  98  165  83  117  82  c880   90 100 131 172   103  128  100  i5  40  48  66  88  41  53  39  x4  57  67  101  114  70  90  63  ex2  72  92  77  119  83  88  79  xl  104 109 134  184  112 141  118  c1355  78  78  108  141  89  103  89  alu2  98  88  95  143  80  101  91  i2  43 Results for F , , F 2 , and F 3 are presented in Fig 4 , which shows the total number of combinations successfully routed. In each case, one switch produces poor results, and two produces a dramatic increase, while three switches lead to nearly 100% completion. While higher levels tend to need slightly more switches, this has minimal impact on total switch count. Fig 5 shows that W , of at least four is desirable for good routability. This shows that a few switches at each level are adequate if some extra tracks are provided. The general conclusion from these studies is that HFPGAs with two to three routing switches at each level, and at least four extra tracks are desirable. Adding extra tracks or routing switches is less expensive at the higher levels, since there are fewer total tracks at the higher levels.
Conclusions
This paper has described an architecture for hierarchical FPGAs, and studied values of architectural parameters that lead to minimum area circuits. The conclusions are that HFPGAs have reduced switch counts, and consequently reduced costs compared to symmetrical FPGAs.
The detailed choice of routing architecture parameters was also studied. This shows that small low-level blocks are preferable, as well as showing that two to four switches per track, depending on the level of the channel, as well as four excess tracks can lead to nearly 100% routing success. 
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